

Document ID	Kind Codes	Source	Issue Date	Page
1 US 6331943 B1	USPAT	20011218	17	

Naji et al. (43) Patent No. 6,331,943 (45) Date of Patent: Dec. 18, 2001

(54) MTI MIRAM SERIES-PARALLEL ARCHITECTURE

4,633,179 * 6/2000 Kogure et al. 345/128
6,172,900 * 1/2001 Nishizawa et al. 345/128

* cited by examiner

Primary Examiner—Sam T. Dinh
(74) Attorney, Agent, or Firm—William H. Koch

(57) ABSTRACT

Magnetic tunnel junction random access memory architecture in which an array of memory cells is formed in a substrate and connected to a global bit line. It includes a magnetic tunnel junction and a control transistor connected in parallel. A control line is connected to the gate of each control transistor in a row of control transistors and a metal programming line extending adjacent to each magnetic tunnel junction is connected to the control line in spaced apart intervals by via. Further, groups of memory cells in each column are connected in series to form local bit lines which are connected in parallel to global bit lines. The series parallel configuration is read with a centrally located column to provide a reference signal and data from columns on either side of the reference column is compared to the reference signal or two columns are probed to identify compared.

23 Claims, 9 Drawing Sheets

(21) Appl. No. 09/649,117

(22) Filed Aug. 28, 2000

(51) Int. Cl. 7 G11C 11/00

(52) U.S. Cl. 345/128, 345/171

(58) Field of Search 345/128, 171, 345/173


(56) References Cited

U.S. PATENT DOCUMENTS

5,650,203 * 12/1997 Takagi et al. 345/128

5,642,219 * 6/1999 Dutkev et al. 345/128

5,576,237 * 11/1996 Zhai et al. 345/173



Document ID	Kind Codes	Source	Issue Date	Page
1 US 20030090935		US-PGPU	20030515	48
2 US 2003007598		US-PGPU	20030109	78
3 US 20020184539		US-PGPU	20021205	44
4 US 20020006222		US-PGPU	20020117	31
5 US 6683807 B2		USPAT	20040127	46
6 US 5041924 A		USPAT	19910820	73
7 US 4455776 A		USPAT	19840501	75
8 US 4120583 A		USPAT	19781017	75

Details Text Image HTML

Ready...

US 6683807 B2 | Tag: S | Doc: 5/8 | "Full" 1/46 (Total images 46)

United States Patent
Hidaka

(10) Patent No. US 6,683,807 B2
(11) Date of Patent Jul. 27, 2004

(40) THIN FILM MAGNETIC MEMORY DEVICE FOR PROGRAMMING REQUIRED BY APPLIED SPIN CURRENT ELEMENT SIMILAR TO A MEMORY CELL AND INFORMATION RECORDING METHOD

(71) Inventor: Hidaka Hidaka, Kyoto (JP)
(73) Assignee: Mitsubishi Denki Kabushiki Kaisha, Tokyo (JP)

(1*) Notice: Subject to any disclaimers the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: 10/234,340
(22) Filing Date: Sep. 5, 2002
(45) Prior Publication Date: US 20030403035 A1 May 15, 2003

(50) Foreign Application Priority Data

Mar. 14, 2001 (27) 102001-038620
Mar. 15, 2003 (27) 2003-073266
(31) Int. Cl.: G11C 11/14
(51) U.S. Cl.: 365/161, 365/112, 365/143
(58) Field of Search: 365/161, 365/112, 365/143, 345/74, 47, 77, 234, 235, 363, 364

(56) References Cited

U.S. PATENT DOCUMENTS

6,370,402 B1 * 11/2002 Parker et al. 365/171
6,311,945 B1 * 12/2001 Ng et al. 365/153

(15) Claims, 26 Drawing Sheets

Details Text Image HTML Full

NUM